

CIRCUITS

David Kauchak
CS 52 – Spring 2017

Admin

- Assignment 5
- Assignment 6 out soon!
- Survey

Examples


The Logisim circuit examples can be found at:

<http://www.cs.pomona.edu/~dkauchak/classes/cs52/examples/logisim/>

Diving into your computer



Normal computer user



After intro CS

The left side shows a road scene with several cars and a frog. The right side shows a snippet of Java code for a `Frog` class:

```

1 import objectdraw.*;
2
3 public class Frog {
4     // height of the frog image
5     private static final double FROG_HEIGHT = 48;
6
7     // This should refer to the image of the frog. Note that it is not
8     // the code we have provided.
9     // private Image frogImage;
10    // the code we have provided.
11    // private VisibleImage frogImage;
12
13    public Frog() {
14    }
15
16    public boolean overlaps(VisibleImage vehicleImage) {
17        return false; // YOU NEED TO CHANGE THIS!
18    }
19
20    public void kill() {
21    }
22
23    public void reincarnate() {
24    }
25
26    public void hopForward(Location point) {
27    }
28
29    public boolean isAlive() {
30        return false; // YOU NEED TO CHANGE THIS!
31    }
32
33}
34
35
36
37

```

After 5 weeks of cs52

The left side shows assembly-like pseudocode for a loop iteration:

```

1 loa r1 r0 0      ; get a value for a
2 loa r2 r0 0      ; get a value for b
3 add r3 r0 r0      ; result = 0;
4
5 ble r1 r0 endLoop ; test if a <= 0
6
7 add r3 r3 r2      ; result += b;
8 sbc r1 r1 1      ; a--;
9 blt r0 r1 loop    ; return for another iteration
10
11 endLoop
12 sto r0 r3 0      ; write the value of product
13 hlt
14 end

```

What now?

The left side shows assembly-like pseudocode for a loop iteration:

```

1 loa r1 r0 0      ; get a value for a
2 loa r2 r0 0      ; get a value for b
3 add r3 r0 r0      ; result = 0;
4
5 ble r1 r0 endLoop ; test if a <= 0
6
7 add r3 r3 r2      ; result += b;
8 sbc r1 r1 1      ; a--;
9 blt r0 r1 loop    ; return for another iteration
10
11 endLoop
12 sto r0 r3 0      ; write the value of product
13 hlt
14 end

```

The right side shows a photograph of a green and gold integrated circuit (CPU) chip.

Quick recap

$$\begin{array}{r} 01010 \\ + 01111 \\ \hline \end{array}$$

Quick recap

$$\begin{array}{r} 1110 \\ 01010 \\ + 01111 \\ \hline 11001 \end{array}$$

SML: Binary addition

```
fun addAsListsBinary 0 [] [] = []
| addAsListsBinary c [] [] = [c]
| addAsListsBinary c xl [] = addAsListsBinary c xl [0]
| addAsListsBinary c [] yl = addAsListsBinary c [0] yl
| addAsListsBinary c (x::xs) (y::ys) =
  let
    val total = c + x + y
  in
    if total >= 2 then (* check if there's a carry *)
      (total - 2)::addAsListsBinary 1 xs ys
    else
      total::addAsListsBinary 0 xs ys
  end;
```

SML: Binary addition

```
fun addAsListsBinary 0 [] [] = []
| addAsListsBinary c [] [] = [c]
| addAsListsBinary c xl [] = addAsListsBinary c xl [0]
| addAsListsBinary c [] yl = addAsListsBinary c [0] yl
| addAsListsBinary c (x::xs) (y::ys) =
  let
    val total = c + x + y
  in
    if total >= 2 then (* check if there's a carry *)
      (total - 2)::addAsListsBinary 1 xs ys
    else
      total::addAsListsBinary 0 xs ys
  end;
```

$$\begin{array}{r} 1110 \\ 01010 \\ + 01111 \\ \hline 11001 \end{array}$$

handle a digit at a time

SML: Binary addition

```

fun addAsListsBinary [] [] = []
| addAsListsBinary c [] = [c]
| addAsListsBinary c xl = addAsListsBinary c xl []
| addAsListsBinary c [] yl = addAsListsBinary c [] [0] yl
| addAsListsBinary c (x::xs) (y::ys) =
  let
    val total = c + x + y
    in
      if total >= 2 then (* check if there's a carry *)
        (total - 2)::addAsListsBinary 1::xs ys
      else
        total::addAsListsBinary [] xs ys
  end;

```





generate two pieces of information

- output bit
- carry bit


A recursive component

Adding with components

Adding with components




Implementing the component



What goes on inside the component?


Implementing the component



Current implementation uses addition!




Implementing the component



in1	in2	carry-in	out	carry-out
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

What are the outputs?

Implementing the component



in1	in2	carry-in	out	carry-out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Another implementation

```

fun addAsListsBinary 0 []      []      = []
| addAsListsBinary c []      []      = [c]
| addAsListsBinary c xs []    []      = addAsListsBinary c xs [0]
| addAsListsBinary c []      ys      = addAsListsBinary c [0] ys
| addAsListsBinary c (x::xs) (y::ys) =
  if x = 1 andalso y = 1 andalso c = 1 then
    1::(addAsListsBinary 1 xs ys)
  else if (x = 1 andalso y = 1) orelse
    (x = 1 andalso c = 1) orelse
    (y = 1 andalso c = 1) then
      0::(addAsListsBinary 1 xs ys)
  else if x = 1 orelse y = 1 orelse c = 1 then
    1::(addAsListsBinary 0 xs ys)
  else
    0::(addAsListsBinary 0 xs ys);

```

- Don't use addition anymore
- Translated the problem into a boolean logic problem


What are some boolean operators?

A	B	A and B	A or B	not A
0	0	0	0	1
0	1	0	1	1
1	0	0	1	0
1	1	1	1	0

What are some boolean operators?

A	B	A and B	A or B	not A	A nand B	A nor B	A xor B
0	0	0	0	1	1	1	0
0	1	0	1	1	1	0	1
1	0	0	1	0	1	0	1
1	1	1	1	0	0	0	0

Gates



Gates have inputs and outputs

- values are 0 or 1

They are **hardware** components!

Gates as hardware

A logic gate symbol for an AND gate is shown, with inputs A and B and output X. Below it is a truth table:

A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

Utilizing gates

A logic gate symbol for an AND gate is shown, with inputs 1 and 0 and output marked with a question mark. Below the diagram are the standard logic symbols for NOT, AND, NAND, XOR, and NOR gates.

A	B	A and B	A or B	not A	A nand B	A nor B	A xor B
0	0	0	0	1	1	1	0
0	1	0	1	1	1	0	1
1	0	0	1	0	0	1	1
1	1	1	1	0	0	0	0

Utilizing gates

A logic gate symbol for an AND gate is shown, with inputs 1 and 0 and output marked with a blue '0'. Below the diagram are the standard logic symbols for NOT, AND, OR, and NOR gates.

A	B	A and B	A or B	not A	A nand B	A nor B	A xor B
0	0	0	0	1	1	1	0
0	1	0	1	1	1	0	1
1	0	0	1	0	1	0	1
1	1	1	1	0	0	0	0

Utilizing gates

A logic gate symbol for an AND gate is shown, with inputs 1 and 1 and output marked with a question mark. Below the diagram are the standard logic symbols for NOT, AND, NAND, and NOR gates.

A	B	A and B	A or B	not A	A nand B	A nor B	A xor B
0	0	0	0	1	1	1	0
0	1	0	1	1	1	0	1
1	0	0	1	0	1	0	1
1	1	1	1	0	0	0	0

Utilizing gates

A	B	A and B	A or B	not A	A nand B	A nor B	A xor B
0	0	0	0	1	1	1	0
0	1	0	1	1	1	0	1
1	0	0	1	0	1	0	1
1	1	1	1	0	0	0	0

When is this circuit 1?

not xor
 and nand
 or nor

Utilizing gates

in1	in2	in3	OUT
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

Designing more interesting circuits

in1	in2	in3	OUT
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Design a circuit for this

not xor
 and nand
 or nor

Designing more interesting circuits


in1	in2	in3	OUT
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Designing more interesting circuits

in1	in2	in3	OUT
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Design a circuit for this

A	B	A and B	A or B	not A	A nand B	A nor B	A xor B
0	0	0	0	1	1	1	0
0	1	0	1	1	1	0	1
1	0	0	1	0	1	0	1
1	1	1	1	0	0	0	0



Minterm expansion

A failsafe way to design a circuit...

in1	in2	in3	OUT
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0


Minterm expansion

A failsafe way to design a circuit...



in1	in2	in3	OUT
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



All these should be 1 and everything else 0

Minterm expansion



When will this and-gate be 1?





A half-adder: no carry-in

A	B	carry	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


A half-adder: no carry-in

A	B	A and B	A or B	not A	A nand B	A nor B	A xor B
0	0	0	0	1	1	1	0
0	1	0	1	1	1	0	1
1	0	0	1	0	1	0	1
1	1	1	1	0	0	0	0

A	B	carry	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


Design a circuit for this

Hint: solve each output bit independently




A half-adder: no carry-in


A	B	carry	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




Implementing a full adder



Implementing a full adder




Implementing the component



What goes on inside the component?


Implementing the component



Ripple carry adder

To implement an n -bit adder, we chain together n full adders, each adder handles one bit position


$$\begin{aligned} A &= A_3 \ A_2 \ A_1 \ A_0 \\ B &= B_3 \ B_2 \ B_1 \ B_0 \end{aligned} \quad \text{Adder for adding 4-bit numbers}$$



Ripple carry adder

To implement an n -bit adder, we chain together n full-adders, each adder handles one bit position

$$\begin{aligned} A &= A_3 \ A_2 \ A_1 \ A_0 \\ B &= B_3 \ B_2 \ B_1 \ B_0 \end{aligned} \quad \text{Adder for adding 4-bit numbers}$$




Look at ripple carry adder example

Many circuits

- half-adder
- full-adder (using half-adders)
- ripple-carry adder (using full-adders)





Simulator basics



Mystery circuit



d_1	d_0	out_0	out_1	out_3	out_0
0	0				
0	1				
1	0				
1	1				

What does this circuit do?





Look at decoders in simulator

Barrel shifters

Examples

The Logisim circuit examples can be found at:

<http://www.cs.pomona.edu/~dkouchak/classes/cs52/examples/logisim/>